Senior FPGA/Prototype Design Engineer
Blue Origin
FPGA
ASIC
RTL
System Verilog
Verilog
+5
Kraków
17 days ago
